



FF-A
 m 1. Also
 will
 his 00
 t state.
 the.



Figs State diagram of a 3-bit ripple counter.
 Disadvantages of Ripple counter:

- 1) Every flip-flop has its own propagation delay. Its output of previous FF is used as clock for the next FF.
- 2) Hence, the propagation delay goes on accumulating. For a 3-bit ripple counter, the propagation delay of first FF gets added to that of second FF to decide the transmission time of the third stage.
- 3) So, with increasing no. of flip-flop propagation time increases.
- 4) So, There will be limitation on the maximum clock frequency.

so on



5) The frequency f of a clock pulse for reliable operation is given by

$$f \leq \frac{1}{n(t_d) + T_s}$$

- where
- n = No. of flip flops
 - T_s = width of strobe pulse
 - t_d = propagation delay of one flip flop.

day

UP/DOWN COUNTERS

Up/down counter: An up/down counter is a combination of an up-counter and a down-counter. It can count in both direction.

Types of Up/Down counters:

- i) Up/down ripple counter counters (Asynchronous counter).
- ii) Up/Down synchronous counter.

i) **Up/Down ripple counter:** In the up/down ripple counter all the FFs are operated in the toggle mode. Hence, either T-Flip-Flop or J-K flops are to be used. The LSB flip-flop receives clock directly however the clock to every other FF is obtained from Q or \bar{Q} output of the previous FF.

Up counting Mode (M=0): In this mode, the Q output of preceding FF is connected to the clock of next stage FF. For this mode M is connected at logic 0.

Down counting Mode (M=1): In this mode \bar{Q} output of the preceding FF is connected to the clock of the next FF. For this we connect M=1.

UP/DOWN

4-BIT ASYNCHRONOUS COUNTER.

The below circuit diagram shows the circuit diagram of a 4-bit up/down counter.




Fig 8. 4-bit up/down ripple counter.

Operation

Let $Q_0 Q_1 Q_2 Q_3 = 0000$

i) With M20 (Up Counting Mode): With M20, Gates 1, 2, 5, are enabled, whereas 4, 6 are disabled. So, with the 1st falling edge of clock signal FF-1 is activated and remaining are off due to the (b1-b7) applied signal to clock inputs of every clock signal. Hence, output state is $Q_0 Q_1 Q_2 Q_3 = 0001$.
 Now, with 2nd falling edge of clock signal, FF-2 is activated and remaining are off so, state will be $Q_0 Q_1 Q_2 Q_3 = 0010$.
 So, the state are changes continuously with the 1st falling edge of clock signal, to 1111.

ii) With M21 (Down Counting Mode) - Under this case AND gates 4, 6 and 8 are enabled; whereas 1, 2, 5 gates are disabled and operate count or down counter.
 With the 1st falling edge of clock signal, output of gate 4, 6, and 8 are 1 and also of 1, 2, 5 so CLK input of the all FF are activated and hence output of FF are 1. i.e. $Q_0 Q_1 Q_2 Q_3 = 1111$.

on 2nd falling edge of clock signal, $Q_0 = 0, Q_1 = 1, Q_2 = 1, Q_3 = 1$
 i.e. $Q_0 Q_1 Q_2 Q_3 = 1110$

on 3rd falling edge of clock signal, $Q_0 Q_1 Q_2 Q_3 = 1101$ and so on changes.

MODULES OF THE COUNTER. (MOD-N COUNTER)

Module of a counter. Module of a counter is defined as the number of states through which the counter progresses during its operation.

It is given by the following expression,

$$\text{Mod number} = 2^n$$

where $n = \text{No. of FFs}$